




SYNC_MASTER=J40T

SYNC_DATE=05/10/2011

PAGE TITLE

Power Block Diagram

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
3 OF 500

SHEET
3 OF 94

[illegible]



D

C

B

A


D

C


B

A

SYNC_MASTER=J40I		SYNC_DATE=05/16/2011	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	5 OF 500
		SHEET	5 OF 94



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
POWER CONN / FLOW			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
	BRANCH		<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		6 OF 500	
SHEET		6 OF 94	



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

D

C

C


B

A

B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



CPU / NB HEATSINK MOUNTING HOLES / NUTS

POGO PINS FOR GROUNDING HEATPIPE ASSEMBLY.

ZT0960

ZT0961

ZP0900

ZP0902

ZT0962

ZT0966

ZP0901

ZP0903

ZP0907

ZT0940

ZT0941

ZP0920

ZP0921

REAR I/O FENCE MOUNTING BOSS

ZT0910

ZT0912

ZT0911

ZT0913

ZT0914

ZT0915

SPEAKER BOSS

BLOWER SUPPORT POST.

ZT0970

To be distributed after simulation

DEVELOPMENT
J0900

DEVELOPMENT
J0901

PLACE ONE ON EACH SIDE OF BOARD
IN EASILY ACCESSIBLE LOCATION.
LABEL "GND".

ZH0940
HOLE-VIA

ZH0936
HOLE-VIA

ZH0951
HOLE-VIA

ZH0947
HOLE-VIA

ZH0957
HOLE-VIA

ZH0953
HOLE-VIA

ZH0958
HOLE-VIA

ZH0944
HOLE-VIA


ZH0933
HOLE-VIA


Digital Ground


GND


GND

SYNC MASTER=J46T		SYNC DATE=85/16/2611	
PAGE TITLE			
MECHANICAL, GROUND VIAS		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	9 OF 500
		SHEET	9 OF 94






































NOTE: This is not the standard XDP pinout.
PIN NUMBERS ARE MIRRORED.

XDP CPU TDO	R2510	51	2	1	XDP PLACE_NEAR=J2500.52:2.54mm
XDP CPU TDI	R2511	51	2	1	XDP PLACE_NEAR=U1000.K61:2.54mm
XDP CPU TMS	R2512	51	2	1	XDP PLACE_NEAR=U1000.H59:2.54mm
XDP CPU TCK	R2513	51	2	1	XDP PLACE_NEAR=U1000.J58:2.54mm
XDP CPU TRST L	R2514	51	2	1	XDP PLACE_NEAR=U1000.H63:2.54mm

XDP CPU CLK100M P	R2515	0	1	2	XDP PLACE_NEAR=R1841.1:2.54mm
XDP CPU CLK100M N	R2516	0	1	2	XDP PLACE_NEAR=R1840.1:2.54mm
XDP PLT_RST_BUF L	R2505	1K	1	2	XDP PLACE_NEAR=U2840.4:2.54mm


NOTE: This is not the standard XDP pinout.
PIN NUMBERS ARE MIRRORED.

XDP DA0 PCH GPIO059 USB EXT A OC L	R2590	0	1	2	USB EXT A OC L
XDP DA1 PCH GPIO040 USB EXT B OC L	R2592	0	1	2	USB EXT B OC L
XDP DA2 PCH GPIO041 USB EXT C OC L	R2591	0	1	2	USB EXT C OC L
XDP DA3 PCH GPIO042 USB EXT D OC L	R2593	0	1	2	USB EXT D OC L
XDP DB0 PCH GPIO043 USB EXT B OC EHCI L	R2580	1K	1	2	
XDP DB1 PCH GPIO09 USB EXT D OC EHCI L	R2581	1K	1	2	
XDP FC0 PCH GPIO15 VDDQ_SEL 1V5 L	R2595	0	1	2	MEM VDD_SEL:GPIO15
XDP DB2 PCH GPIO10 AP PWR EN	R2596	0	1	2	AP PWR EN
XDP DB3 PCH GPIO14 SDCONN STATE CHANGE	R2597	0	1	2	SDCONN STATE CHANGE
XDP DC0 PCH GPIO028 ISOLATE CPU MEM L	R2570	0	1	2	ISOLATE CPU MEM L
XDP DC2 PCH GPIO021 DP AUXCH ISOL	R2572	0	1	2	DP AUXCH ISOL

PCH/XDP Signal Isolation Notes:
- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
- 'Output' non-XDP signals require pulls.
- 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE		XDP:CPU & PCH	
Apple Inc.		DRAWING NUMBER	<SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	25 OF 500
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 94
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BOM TABLE				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL
338S0824		SMSC USB2514B		
338S0923	1	SMSC USB2513B	U2610	CRITICAL
338S0983	1	SMSC USB2512B	U2610	CRITICAL

NONREM MEANS NOT CUSTOMER REMOVABLE.
THIS IS A DESIGNATION FOR SOFTWARE USE ONLY.

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable


USB XHCI/EHCI2 PORT MUX FOR EXT B

PCH PORT 9 (EHCI2)
PCH PORT 1 (XHCI)

USB XHCI/EHCI2 PORT MUX FOR EXT D


PCH PORT 10 (EHCI2)
PCH PORT 3 (XHCI)

SYNC MASTER=1461		SYNC DATE=85/16/2811	
PAGE TITLE		PAGE	
USB HUB, MUXES		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		26 OF 500	
		SHEET	
		25 OF 94	




PAGE TITLE		PAGE NUMBER	
25MHZ CLOCK, ICT JTAG SUPPORT		27 OF 94	
Apple Inc.		DRAWING NUMBER	
		<SCH_NUM> D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		27 OF 500	
		SHEET	
		26 OF 94	

RTC Power Sources




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0062	1	BAT, COIN, LI/MAG, BR2032, 3V, 190MAH	BAT	CRITICAL	

PCH RTC Crystal




PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.


PCH ME Disable Strap




PCH S0 PWRGD



Platform Reset Connections



PCH Reset Button



SYNC MASTER=J40T

SYNC DATE=05/10/2013

RTC SUPPORT, RESETS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

28 OF 500

SHEET

27 OF 94

D

C


B

A


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	1	1
3	0	0	0	1	X	0	0	0
S3	4	0	0	1	1	X (*)	1	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

D

C

B

A

SYNC MASTER=J40T

SYNC DATE=05/10/2011

CPU Memory S3 Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

<SCH_NUM>

D


<E4LABEL>


<BRANCH>

29 OF 500


28 OF 94








DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		DRAWING NUMBER	
DDR3 SODIMM Connector A-2		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		32 OF 500	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		31 OF 94	



SYNC_MASTER=J401

SYNC_DATE=05/16/2011

PAGE TITLE

DDR3 Support

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

33 OF 500

SHEET

32 OF 94



Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDQCS_SCL
- =I2C_VREFDQCS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN - Stuffs VREF Margining Circuitry.

VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

NOTE: Must not enable more than two S0-DIMM margining buffers at once or VRef source may be overloaded.

Required zero ohm resistors when no VREF margining circuit stuffed					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

Required zero ohm resistors when no VREF margining circuit stuffed					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1K,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ		MEM B VREF DQ		MEM A VREF CA		MEM B VREF CA		MEM VREG		GPU Frame Buffer (1.8V, 70% Vref)	
DAC Channel:	A		B		C		C		D		D	
PCA9557D Pin:	1		2		3		4		5		6	
Nominal value			0.75V (DAC: 0x3A)						1.5V (DAC: 0x3A)		1.267V (DAC: 0x8B)	
Margined target:			0.300V - 1.200V (+/- 450mV)						1.998V - 1.002V (+/- 498mV)		1.056V - 1.442V (+/- 180mV)	
DAC range:			0.000V - 1.501V (0x00 - 0x74)						0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.300V (0x00 - 0xFF)	
VRef current:			+3.4mA - -3.4mA (- = sourced)						+33uA - -33uA (- = sourced)		+6.0mA - -5.0mA (- = sourced)	
DAC step size:			7.69mV / step @ output						8.59mV / step @ output		1.51mV / step @ output	

SYNC MASTER=J401

SYNC DATE=05/10/2011

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUMBER>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

34 OF 500

SHEET

33 OF 94

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	3	RES,ZERO 0HM,0402	L3540,L3541,L3550	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	3	RES,ZERO 0HM,0402	L3540,L3541,L3550	

RESISTER ON FERRITE PADS!!

PLACE AT SOURCE.



PLACE AT CONNECTOR.

OMIT_TABLE


OMIT_TABLE


OMIT_TABLE

L3551




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.






ANTENNA CABLE CLIPS



806-0444

STANDOFFS FOR X28 CARD



SYNC MASTER=J401

SYNC DATE=05/16/2011

WIRELESS, BT CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
36 OF 500


SHEET
35 OF 94







SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE			
ETHERNET SUPPORT			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 40 OF 500	
		SHEET 38 OF 94	











SATA 00B Comparator

Notes:
00BD2R was 00B_TEMP, from SSD, to SMC
00BR2D was TEMP_CTL, from SMC, to SSD


SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		HDD SATA CONNECTORS	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	44 OF 500
		SHEET	42 OF 94
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		USB EXTERNAL PORTS A & B	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	45 OF 500
		SHEET	43 OF 94



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		USB EXTERNAL PORTS C & D	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	46 OF 500
		SHEET	44 OF 94






SIL LED DRIVE CIRCUIT

IR/LED BOARD CONNECTOR

Power Button Header

SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		IR/LED, PWR BTTN	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	48 OF 500
		SHEET	46 OF 94


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused
pins designed as outputs can be left floating,
those designated as inputs require pull-ups.

SMC Reset "Button", Supervisor & AVREF Supply




SMC Crystal Circuit




S4 HPD SMC Wake Source


S4 HPD SMC WAKE SOURCES



BATLOW# Isolation





SMC12 PECI Support





SMC12 SPI Support


Series resistors are no stuffed until the topology of 2 SPI Masters are verified.



SYNC MASTER=1401		SYNC DATE=05/16/2011	
PAGE TITLE		SMC Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	50 OF 500
		SHEET	48 OF 94







SYNC MASTER=1401		SYNC DATE=05/16/2011	
PAGE TITLE		DRAWING NUMBER	
Voltage & Load Side Current Sensing		<SCH_NUM> D	
 Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		53 OF 500	
		SHEET	
		51 OF 94	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



C


D

--	--




B

A




SYNC MASTER=J401		SYNC DATE=95/16/2011	
PAGE TITLE		THERMAL SENSORS	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	55 OF 500
		SHEET	53 OF 94



DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE			
AUDIO:CODEC			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE		SHEET	
56 OF 500		54 OF 94	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S6389	3	CAP, TANT, POLY, 4.7UF, 20%, 10V, SMD	C5700, C5702, C5703	CRITICAL	?

SYNC_MASTER=J401

SYNC_DATE=05/16/2011

PAGE TITLE

AUDIO: LINE - IN

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


57 OF 500

SHEET

55 OF 94









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
16S0004	2	RES,ZERO OHM,0402	L6004,L6008	

GROUND STUFF OPTIONS
PLACE CLOSE TO CONNECTORS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
113S0022	1	RES,ZERO OHM,0603	L6092	



SPEAKER CONNECTOR
APN 518S0519




SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
AUDIO: JACKS			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 500
		SHEET	58 OF 94

WRITE: 0X72 READ: 0X73 APN 353S2256

CODEC INPUT SIGNAL PATHS						
FUNCTION	GAIN/MUTE	CONVERTER	PIN	COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X05 (05)	0X0C (12)		N/A	0X0C (C)
EXT MIC IN	0X06 (6)	0X06 (06)	0X0D (13, V22, B, LEFT)		MIKEY	MIKEY
SPDIF IN	N/A	0X07 (07)	0X0F (15)		N/A	N/A

WRITE: 0X72 READ: 0X73



SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE 111		PAGE 111	
AUDIO: JACK TRANSLATORS			
		Apple Inc.	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<BRANCH>	
PAGE		61 OF 500	
SHEET		59 OF 94	


D





B


A

D









ROOM FOR MORE?

SYNC MASTER=J46I

SYNC DATE=85/16/2811

PAGE TITLE

POWER CONTROL CONT.

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE

69 OF 500

SHEET

65 OF 94


System Agent Power Supply



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

SYNC MASTER=J40T		SYNC DATE=05/16/2011	
PAGE TITLE			
VR - SYSTEM AGENT SUPPLY			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	71 OF 500
		SHEET	66 OF 94



SC414 6A/9A @ 3.3V (S5)

IR3859 5A/9A @ 5V (S4)

SYNC MASTER=J401

SYNC DATE=05/16/2014

VR - 3.3V S5 AND 5V S4

Apple Inc.

<SCH_NUM> D

<E4LABEL>

<BRANCH>

72 OF 500

67 OF 94

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



$$VDDQ = VREFIN = 1.8V * RB / (RA + RB)$$

$$OCP=27A \text{ NOM}/19A \text{ MIN}$$

f = 400 kHz

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S9979	1	TRA, FET, FAIRCHILD	Q7330	CRITICAL	FET_SET_A:FAIRCHILD
376S9874	1	TRA, FET, FAIRCHILD	Q7335	CRITICAL	FET_SET_A:FAIRCHILD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S9964	1	TRA, FET, RENESAS	Q7330	CRITICAL	FET_SET_A:RENESAS
376S9965	1	TRA, FET, RENESAS	Q7335	CRITICAL	FET_SET_A:RENESAS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-3109	1	COMP SET, FETS, FAIRCHILD	CSET1	CRITICAL	FET_SET_A:USE_PHANTOMS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-3110	085-3109	FET_SET_A:USE_PHANTOMS	CSET1	COMP SET, FETS, RENESAS

SYNC MASTER: J401

SYNC DATE: 05/10/2011

DDR 1.5V VR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


<SCH_NUM>


<E4LABEL>


<BRANCH>


73 OF 500

68 OF 94











OCP = $R7641 \times 8.5\mu A / R7640$
OCP = 25.6A NOM/21.3A MIN
 $V_{out} = 0.5V \times (1 + R_a / R_b)$

SYNC_MASTER=LOCAL-J46S		SYNC_DATE=05/16/2011	
PAGE TITLE			
VR - 1.05V S0			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
BRANCH			
<BRANCH>			
PAGE			
77 OF 500			
SHEET			
72 OF 94			





SYNC_MASTER=J40I

SYNC_DATE=05/16/2011

PAGE_TITLE

PSU CONNECTOR, MISC CAPS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

79 OF 500

SHEET

74 OF 94



SYNC_MASTER=J40T

SYNC_DATE=05/10/2011

PAGE TITLE

NO GPU GLUE

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


80 OF 500



SHEET

75 OF 94














CABLE ADAPTERS HAVE 2.2K PULL-UP
PER VESA DP 1.1A SPEC.






PULL-UPS ON THESE SIGNALS ENABLE PORTS ON PCH.



SYNC MASTER=J461		SYNC DATE=85/16/2811	
PAGE TITLE		TBT MISC	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	93 OF 500
		SHEET	79 OF 94





SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		HDMI CONNECTOR	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	98 OF 500
		SHEET	82 OF 94

J50* 12 LAYER BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.090 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.090 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.090 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	0.154 MM	0.154 MM	=STANDARD	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.105 MM	0.105 MM	=STANDARD	0.120 MM	0.120 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.110 MM	0.090 MM	=STANDARD	0.180 MM	0.180 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.090 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.065 MM	0.065 MM	=STANDARD	0.200 MM	0.200 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BGA_P075	TOP	Y	0.110 MM	0.080 MM	10 MM		
BGA_P075	BOTTOM	Y	0.110 MM	0.073 MM	10 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?


NOTE: Based on K92 mlb stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

Breakout Constraint Overrides

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 100 OF 500	
		SHEET 83 OF 94	



Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=4:1_SPACING	?	DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
TMDS	*	=4:1_SPACING	?	TMDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PDG, TABLES 191,193, Radeon TRM section 7.7.1
PER ANIL: MODIFIED DP CONNECTOR NEEDS 90 OHMS. MEASURE PROTO BOARD AND ADJUST IF NEEDED.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 AND 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4:1_SPACING	?
USB3	*	=5:1_SPACING	?
USB_RBIAS	*	15 MIL	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PCH USB NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	USB_HUB_UP	85_OHM_DTEF	USR	USB HUB UP N	19 26
		85_OHM_DTEF	USR	USB HUB UP P	19 26
	USB_EXT_A	85_OHM_DTEF	USR	USB2 EXT_A F N	19 43
		85_OHM_DTEF	USR	USB2 EXT_A F P	19 43
	USB_EXT_B	85_OHM_DTEF	USR	USB2 EXT_B F N	19 43
		85_OHM_DTEF	USR	USB2 EXT_B F P	19 43
	USB_EXT_C	85_OHM_DTEF	USR	USB2 EXT_C F N	19 44
		85_OHM_DTEF	USR	USB2 EXT_C F P	19 44
	USB_EXT_D	85_OHM_DTEF	USR	USB2 EXT_D F N	25 44
		85_OHM_DTEF	USR	USB2 EXT_D F P	25 44
		85_OHM_DTEF	USR	USB2 EXT_A F N	43
		85_OHM_DTEF	USR	USB2 EXT_A F P	43
		85_OHM_DTEF	USR	USB2 EXT_B F N	43
		85_OHM_DTEF	USR	USB2 EXT_B F P	43
		85_OHM_DTEF	USR	USB2 EXT_C F N	44
		85_OHM_DTEF	USR	USB2 EXT_C F P	44
		85_OHM_DTEF	USR	USB2 EXT_D F N	44
		85_OHM_DTEF	USR	USB2 EXT_D F P	44
		85_OHM_DTEF	USR	USB2 EXT_A MUXED N	43
		85_OHM_DTEF	USR	USB2 EXT_A MUXED P	43
		85_OHM_DTEF	USR	USB EXT_B XHCI P	19 26
		85_OHM_DTEF	USR	USB EXT_B XHCI N	19 26
		85_OHM_DTEF	USR	USB EXT_D XHCI P	19 26
		85_OHM_DTEF	USR	USB EXT_D XHCI N	19 26
		85_OHM_DTEF	USR	USB EXT_B EHCI P	19 26
		85_OHM_DTEF	USR	USB EXT_B EHCI N	19 26
		85_OHM_DTEF	USR	USB EXT_D EHCI P	19 26
		85_OHM_DTEF	USR	USB EXT_D EHCI N	19 26
	USB_SMC	85_OHM_DTEF	USR	USB SMC P	25 47
		85_OHM_DTEF	USR	USB SMC N	25 47
		85_OHM_DTEF	USR	USB SMC SR P	25
		85_OHM_DTEF	USR	USB SMC SR N	25
	USB_IR	85_OHM_DTEF	USR	USB IR N	25 45
		85_OHM_DTEF	USR	USB IR P	25 45
		85_OHM_DTEF	USR	USB IR_R N	45
		85_OHM_DTEF	USR	USB IR_R P	45
	USB_BT	85_OHM_DTEF	USR	USB BT N	35 35
		85_OHM_DTEF	USR	USB BT P	35 35
		85_OHM_DTEF	USR	USB_BT_CONN N	35 93
		85_OHM_DTEF	USR	USB_BT_CONN P	35 93
		85_OHM_DTEF	USR	USB_BT_SW N	35
		85_OHM_DTEF	USR	USB_BT_SW P	35
	USB3_EXT_A_RX	85_OHM_DTEF	USB3	USB3 EXT_A RX N	19 43
		85_OHM_DTEF	USB3	USB3 EXT_A RX P	19 43
	USB3_EXTB_RX	85_OHM_DTEF	USB3	USB3 EXT_B RX N	19 43
		85_OHM_DTEF	USB3	USB3 EXT_B RX P	19 43
	USB3_EXT_C_RX	85_OHM_DTEF	USB3	USB3 EXT_C RX N	19 44
		85_OHM_DTEF	USB3	USB3 EXT_C RX P	19 44
	USB3_EXTD_RX	85_OHM_DTEF	USB3	USB3 EXT_D RX N	19 44
		85_OHM_DTEF	USB3	USB3 EXT_D RX P	19 44
	USB3_EXT_A_TX	85_OHM_DTEF	USB3	USB3 EXT_A TX N	19 43
		85_OHM_DTEF	USB3	USB3 EXT_A TX P	19 43
	USB3_EXTB_TX	85_OHM_DTEF	USB3	USB3 EXT_B TX N	19 43
		85_OHM_DTEF	USB3	USB3 EXT_B TX P	19 43
	USB3_EXT_C_TX	85_OHM_DTEF	USB3	USB3 EXT_C TX N	19 44
		85_OHM_DTEF	USB3	USB3 EXT_C TX P	19 44
	USB3_EXTD_TX	85_OHM_DTEF	USB3	USB3 EXT_D TX N	19 44
		85_OHM_DTEF	USB3	USB3 EXT_D TX P	19 44
		85_OHM_DTEF	USB3	USB3 EXT_A RX F N	43 93
		85_OHM_DTEF	USB3	USB3 EXT_A RX F P	43
		85_OHM_DTEF	USB3	USB3 EXT_B RX F N	43
		85_OHM_DTEF	USB3	USB3 EXT_B RX F P	43
		85_OHM_DTEF	USB3	USB3 EXT_C RX F N	43
		85_OHM_DTEF	USB3	USB3 EXT_C RX F P	44 93
		85_OHM_DTEF	USB3	USB3 EXT_D RX F N	44
		85_OHM_DTEF	USB3	USB3 EXT_D RX F P	44
		85_OHM_DTEF	USB3	USB3 EXT_A TX F N	43 93
		85_OHM_DTEF	USB3	USB3 EXT_A TX F P	43 93
		85_OHM_DTEF	USB3	USB3 EXT_B TX F N	43
		85_OHM_DTEF	USB3	USB3 EXT_B TX F P	43
		85_OHM_DTEF	USB3	USB3 EXT_C TX F N	44 93
		85_OHM_DTEF	USB3	USB3 EXT_C TX F P	44 93
		85_OHM_DTEF	USB3	USB3 EXT_D TX F N	44
		85_OHM_DTEF	USB3	USB3 EXT_D TX F P	44
		85_OHM_DTEF	USB3	USB3 EXT_A RX C P	44
		85_OHM_DTEF	USB3	USB3 EXT_B RX C N	
		85_OHM_DTEF	USB3	USB3 EXT_B RX C P	
		85_OHM_DTEF	USB3	USB3 EXT_C RX C N	
		85_OHM_DTEF	USB3	USB3 EXT_C RX C P	
		85_OHM_DTEF	USB3	USB3 EXT_D RX C N	
		85_OHM_DTEF	USB3	USB3 EXT_D RX C P	
		85_OHM_DTEF	USB3	USB3 EXT_A TX C N	43
		85_OHM_DTEF	USB3	USB3 EXT_A TX C P	43
		85_OHM_DTEF	USB3	USB3 EXT_B TX C N	43
		85_OHM_DTEF	USB3	USB3 EXT_B TX C P	43
		85_OHM_DTEF	USB3	USB3 EXT_C TX C N	44
		85_OHM_DTEF	USB3	USB3 EXT_C TX C P	44
		85_OHM_DTEF	USB3	USB3 EXT_D TX C N	44
		85_OHM_DTEF	USB3	USB3 EXT_D TX C P	44

DP Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 ML C N<3...0> 8 18 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 ML C P<3...0> 8 18 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 ML N<3...0> 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 ML P<3...0> 76
		55_OHM_SF	DISPLAYPORT	DP TBTSNK0 CTRL CLK 8 18 79 88
		55_OHM_SF	DISPLAYPORT	DP TBTSNK0 CTRL DATA 8 18 79 88
		55_OHM_SF	DISPLAYPORT	DP TBTSNK0 HPD 8 18 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 AUXCH C N 8 18 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 AUXCH C P 8 18 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 AUXCH N 76
		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK0 AUXCH P 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 ML C N<3...0> 8 18 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 ML C P<3...0> 8 18 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 ML N<3...0> 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 ML P<3...0> 76
18B10		55_OHM_SF	DTSP1AYPORT	DP TBTSNK1 CTRL CLK 8 18 79
18B10		55_OHM_SF	DTSP1AYPORT	DP TBTSNK1 CTRL DATA 8 18 79
18B10		55_OHM_SF	DTSP1AYPORT	DP TBTSNK1 HPD 8 18 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 AUXCH C N 8 18 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 AUXCH C P 8 18 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 AUXCH N 76
18B10		85_OHM_DTEF	DTSP1AYPORT	DP TBTSNK1 AUXCH P 76

HDMI Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		100_OHM_DIFF	TMDS	HDMI CLK CONN N 02
		100_OHM_DIFF	TMDS	HDMI CLK CONN P 02
	100M	100_OHM_DIFF	TMDS	HDMI CLK FLT N 02
	100M	100_OHM_DIFF	TMDS	HDMI CLK FLT P 02
		85_OHM_DIFF	TMDS	HDMI CLK C N 0 10 01
		85_OHM_DIFF	TMDS	HDMI CLK C P 0 10 01
		85_OHM_DIFF	TMDS	HDMI CLK LS N 01
		85_OHM_DIFF	TMDS	HDMI CLK LS P 01
		100_OHM_DIFF	TMDS	HDMI CLK N 01 02
		100_OHM_DIFF	TMDS	HDMI CLK P 01 02
		100_OHM_DIFF	TMDS	HDMI DATA CONN N<2..0> 02
		100_OHM_DIFF	TMDS	HDMI DATA CONN P<2..0> 02
		100_OHM_DIFF	TMDS	HDMI DATA FLT N<2..0> 02
	100M	100_OHM_DIFF	TMDS	HDMI DATA FLT P<2..0> 02
	100M	85_OHM_DIFF	TMDS	HDMI DATA C N<2..0> 0 01
		85_OHM_DIFF	TMDS	HDMI DATA C P<2..0> 0 01
		85_OHM_DIFF	TMDS	HDMI DATA LS N<2..0> 01
		85_OHM_DIFF	TMDS	HDMI DATA LS P<2..0> 01
		100_OHM_DIFF	TMDS	HDMI DATA N<2..0> 01 02
		100_OHM_DIFF	TMDS	HDMI DATA P<2..0> 01 02
		55_OHM_SF	TMDS	HDMI LS_SCL 0 10 01
		55_OHM_SF	TMDS	HDMI LS_SDA 0 10 01
		55_OHM_SF	TMDS	HDMI LS_HPD 0 10 01

SATA PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD1 D2R CONN N 42 93
		90_OHM_DIFF	SATA	SATA HDD1 D2R CONN P 42 93
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD1 D2R N 17 42
		90_OHM_DIFF	SATA	SATA HDD1 D2R P 17 42
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD1 R2D CONN N 42 93
		90_OHM_DIFF	SATA	SATA HDD1 R2D CONN P 42 93
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD1 R2D C N 17 42
		90_OHM_DIFF	SATA	SATA HDD1 R2D C P 17 42
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD2 D2R CONN N 42 93
		90_OHM_DIFF	SATA	SATA HDD2 D2R CONN P 42 93
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD2 D2R P 17 42
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD2 R2D CONN N 42 93
		90_OHM_DIFF	SATA	SATA HDD2 R2D CONN P 42 93
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD2 R2D C N 17 42
		90_OHM_DIFF	SATA	SATA HDD2 R2D C P 17 42
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD1 D2R DF N 42
		90_OHM_DIFF	SATA	SATA HDD1 D2R DF P 42
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD1 R2D DF N 42
		90_OHM_DIFF	SATA	SATA HDD1 R2D DF P 42
	SATA_HDD_D2R	90_OHM_DIFF	SATA	SATA HDD2 D2R DF N 42
		90_OHM_DIFF	SATA	SATA HDD2 D2R DF P 42
	SATA_HDD_R2D	90_OHM_DIFF	SATA	SATA HDD2 R2D DF N 42
		90_OHM_DIFF	SATA	SATA HDD2 R2D DF P 42
	PCH_SATA3_ICOMP	50_OHM_SE	SATA_ICOMP	PCH SATA3COMP 17
	PCH_SATA_ICOMP	37_OHM_SE	SATA_ICOMP	PCH SATAICOMP 17
	PCH_USB_RBTAS		USB_RBTAS	PCH USB RBTAS 19

SYNC_MASTER=J40I		SYNC_DATE=05/16/2011	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 103 OF 500	
		SHEET 86 OF 94	

D

CB

A

2

DISPLAYPORT SIGNAL CONSTRAINTS

NOTE: DISPLAYPORT PHYSICAL/SPACING CONSTRAINTS PROVIDED BY CHIPSET OR GPU PAGE.

TBT I2C SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2X_DIELECTRIC	?

TBT SPI SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

TBT/DP CONNECTOR SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
-------------------	-------	-----------------------	--------------------	--------------------	---------------------	----------------------	-------------------

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD	*	=5X_DIELECTRIC	?	TBTD	TOP, BOTTOM	=7X_DIELECTRIC	?

SOURCE: BILL CORNELIUS'S TBT ROUTING NOTES

TBT IC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SMB 50S	TBT 12C	I2C TBTBTR SCL	50 76
	SMB 50S	TBT 12C	I2C TBTBTR SDA	50 76
 TBT_SPI_CLK	55_OHM_SE	TBT SPI	TBT SPI CLK	76
 TBT_SPI_MOSI	55_OHM_SE	TBT SPI	TBT SPI MOSI	76
 TBT_SPI_MISO	55_OHM_SE	TBT SPI	TBT SPI MISO	76
 TBT_SPI_CS_1	55_OHM_SE	TBT SPI	TBT SPI CS_1	76
 TBT_A_LSTX		TBT 12C	TBT A LSTX	76 80
 TBT_A_LSRX		TBT 12C	TBT A LSRX	76 80
 TBT_A_CONFIG1_BUF		TBT 12C	TBT A CONFIG1 BUF	76 80
 TBT_A_CONFIG2_RC		TBT 12C	TBT A CONFIG2 RC	76 80
 TBT_A_HV_EN		TBT 12C	TBT A HV EN	76 80
 TBT_A_CIO_SEL		TBT 12C	TBT A CIO SEL	76 80
 TBT_A_DP_PWRDN		TBT 12C	TBT A DP PWRDN	76 80
 TBT_A_DP_TPTA_HPD		TBT 12C	DP TBTPTA HPD	76 80
 TBT_A_HPD		TBT 12C	TBT A HPD	80
 DP_AUXIO_EN		TBT 12C	DP AUXIO EN	79 80
 DP_AUXCH_ISOL		TBT 12C	DP AUXCH ISOL	71 24 79

TBT/DP NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	TBT_R2D0	85_OHM_DIFF	TBTDP	TBT A R2D P<0>
	TBT_R2D0	85_OHM_DIFF	TBTDP	TBT A R2D N<0>
	TBT_R2D1	85_OHM_DIFF	TBTDP	TBT A R2D P<1>
	TBT_R2D1	85_OHM_DIFF	TBTDP	TBT A R2D N<1>
	TBT_D2R0	85_OHM_DIFF	TBTDP	TBT A D2R P<0>
	TBT_D2R0	85_OHM_DIFF	TBTDP	TBT A D2R N<0>
	TBT_D2R1	85_OHM_DIFF	TBTDP	TBT A D2R P<1>
	TBT_D2R1	85_OHM_DIFF	TBTDP	TBT A D2R N<1>
		85_OHM_DIFF	TBTDP	TBT A R2D C P<1..0>
		85_OHM_DIFF	TBTDP	TBT A R2D C N<1..0>
		85_OHM_DIFF	TBTDP	TBT A D2R C P<1..0>
		85_OHM_DIFF	TBTDP	TBT A D2R C N<1..0>
		85_OHM_DIFF	TBTDP	TBT A D2R1 AUXDDC P
		85_OHM_DIFF	TBTDP	TBT A D2R1 AUXDDC N
		85_OHM_DIFF	TBTDP	DP A AUXCH DDC P
		85_OHM_DIFF	TBTDP	DP A AUXCH DDC N
		85_OHM_DIFF	DISPLAYPORT	DP A LSX ML P<1>
		85_OHM_DIFF	DISPLAYPORT	DP A LSX ML N<1>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA AUXCH P
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA AUXCH N
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA AUXCH C P
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA AUXCH C N
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML P<3>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML N<3>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML C P<3>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML C N<3>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML P<1>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML N<1>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML C P<1>
		85_OHM_DIFF	DISPLAYPORT	DP TBTPA ML C N<1>

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?


GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	DIFFPAIR	NET_TYPE
 FB_B0_CLK	80_OHM_DIEF	GDDR5_CLK	FB_B0_CLK_P
 FB_B0_CLK	80_OHM_DIEF	GDDR5_CLK	FB_B0_CLK_N
 FB_B1_CLK	80_OHM_DIEF	GDDR5_CLK	FB_B1_CLK_P
 FB_B1_CLK	80_OHM_DIEF	GDDR5_CLK	FB_B1_CLK_N
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_A<8..0>
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_A<8..0>
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_ABI_L
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_ABI_L
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_RAS_L
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_RAS_L
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_CAS_L
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_CAS_L
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_WE_L
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_WE_L
 FB_B0_CMD_R	45_OHM_SE	GDDR5_CMD	FB_B0_CKE_L
 FB_B1_CMD_R	45_OHM_SE	GDDR5_CMD	FB_B1_CKE_L
 FB_B0_CMD	45_OHM_SE	GDDR5_CMD	FB_B0_CS_L
 FB_B1_CMD	45_OHM_SE	GDDR5_CMD	FB_B1_CS_L
 FB_B0_EDC0	45_OHM_SE	GDDR5_EDC	FB_B0_EDC<0>
 FB_B0_EDC1	45_OHM_SE	GDDR5_EDC	FB_B0_EDC<1>
 FB_B0_EDC2	45_OHM_SE	GDDR5_EDC	FB_B0_EDC<2>
 FB_B0_EDC3	45_OHM_SE	GDDR5_EDC	FB_B0_EDC<3>
 FB_B1_EDC0	45_OHM_SE	GDDR5_EDC	FB_B1_EDC<0>
 FB_B1_EDC1	45_OHM_SE	GDDR5_EDC	FB_B1_EDC<1>
 FB_B1_EDC2	45_OHM_SE	GDDR5_EDC	FB_B1_EDC<2>
 FB_B1_EDC3	45_OHM_SE	GDDR5_EDC	FB_B1_EDC<3>
 FB_B0_DBI_L0	45_OHM_SE	GDDR5_DATA	FB_B0_DBI_L<0>
 FB_B0_DBI_L1	45_OHM_SE	GDDR5_DATA	FB_B0_DBI_L<1>
 FB_B0_DBI_L2	45_OHM_SE	GDDR5_DATA	FB_B0_DBI_L<2>
 FB_B0_DBI_L3	45_OHM_SE	GDDR5_DATA	FB_B0_DBI_L<3>
 FB_B1_DBI_L0	45_OHM_SE	GDDR5_DATA	FB_B1_DBI_L<0>
 FB_B1_DBI_L1	45_OHM_SE	GDDR5_DATA	FB_B1_DBI_L<1>
 FB_B1_DBI_L2	45_OHM_SE	GDDR5_DATA	FB_B1_DBI_L<2>
 FB_B1_DBI_L3	45_OHM_SE	GDDR5_DATA	FB_B1_DBI_L<3>
 FB_B0_WCLK0	80_OHM_DIEF	GDDR5_CMD	FB_B0_WCLK_N<0>
 FB_B0_WCLK0	80_OHM_DIEF	GDDR5_CMD	FB_B0_WCLK_P<0>
 FB_B0_WCLK1	80_OHM_DIEF	GDDR5_CMD	FB_B0_WCLK_P<1>
 FB_B0_WCLK1	80_OHM_DIEF	GDDR5_CMD	FB_B0_WCLK_N<1>
 FB_B1_WCLK0	80_OHM_DIEF	GDDR5_CMD	FB_B1_WCLK_P<0>
 FB_B1_WCLK0	80_OHM_DIEF	GDDR5_CMD	FB_B1_WCLK_N<0>
 FB_B1_WCLK1	80_OHM_DIEF	GDDR5_CMD	FB_B1_WCLK_P<1>
 FB_B1_WCLK1	80_OHM_DIEF	GDDR5_CMD	FB_B1_WCLK_N<1>
 FB_B0_DQ_BYTE0	45_OHM_SE	GDDR5_DATA	FB_B0_DQ<7..0>
 FB_B0_DQ_BYTE1	45_OHM_SE	GDDR5_DATA	FB_B0_DQ<15..8>
 FB_B0_DQ_BYTE2	45_OHM_SE	GDDR5_DATA	FB_B0_DQ<23..16>
 FB_B0_DQ_BYTE3	45_OHM_SE	GDDR5_DATA	FB_B0_DQ<31..24>
 FB_B1_DQ_BYTE0	45_OHM_SE	GDDR5_DATA	FB_B1_DQ<7..0>
 FB_B1_DQ_BYTE1	45_OHM_SE	GDDR5_DATA	FB_B1_DQ<15..8>
 FB_B1_DQ_BYTE2	45_OHM_SE	GDDR5_DATA	FB_B1_DQ<23..16>
 FB_B1_DQ_BYTE3	45_OHM_SE	GDDR5_DATA	FB_B1_DQ<31..24>
 FB_B0_CMD_R	45_OHM_SE	GDDR5_CMD	FB_B0_RESET_L
 FB_B1_CMD_R	45_OHM_SE	GDDR5_CMD	FB_B1_RESET_L

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	DIFFPAIR	NET_TYPE
 GPU_CLK27M	55_OHM_SE	CLK_SLOW	GPU_OSC_27M_XTALIN
 GPU_CLK27M	55_OHM_SE	CLK_SLOW	GPU_OSC_27M_XTALOUT
 GPU_CLK27M	55_OHM_SE	CLK_SLOW	GPU_OSC_27M_XTAL_BUFFOUT
 GPU_CLK27M	55_OHM_SE	CLK_SLOW	GPU_OSC_27M_SSIN





LAST SCHEMATIC PAGE.
FORCES CROSS REFERENCE PAGES TO COME AFTER THIS.
SKIPS ANY TEMPORARY PAGES I MIGHT MAKE.

PAGE TITLE		
LAST SCHEMATIC PAGE		
 Apple Inc.	DRAWING NUMBER	SIZE
	<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	<E4LABEL>	
	BRANCH	
	<BRANCH>	
	PAGE	
	500 OF 500	
	SHEET	
	94 OF 94	